TL;DR
Listen free for 30 days with Audible
Thousands of audiobooks and originals — cancel anytime.
Start your free trialAs an affiliate, we earn on qualifying purchases.
A developer has demonstrated a port of the Project Oberon system to RISC-V architecture, replacing the original RISC-5 processor. This development highlights potential for open hardware adaptation of Oberon.
A developer shared a working version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 architecture. This demonstrates the potential for open hardware adaptation of the Oberon system, which was initially designed for specific proprietary hardware.
The project was showcased on the Show HN platform by an individual developer who successfully ported the Oberon System to run on RISC-V processors. The original Oberon was developed at ETH Zurich in the 1980s and was historically tied to RISC-5 hardware, a proprietary architecture.
According to the developer, the port is functional enough to run core Oberon features, including the editor, compiler, and basic system utilities. The demonstration aims to show that the Oberon environment can be adapted to modern, open hardware platforms, broadening its accessibility and potential use cases.
While the developer has shared screenshots and code snippets, a fully detailed, publicly available build or documentation is yet to be released. The project is still in early stages, and the community is invited to test and contribute to the port.
Implications for Open Hardware and Software Compatibility
This development is significant because it demonstrates that the legacy Oberon operating system, known for its minimalist design and educational value, can be ported to modern, open-source hardware architectures like RISC-V. It suggests that older, specialized operating systems are not necessarily confined to proprietary hardware and can be adapted for broader use, potentially inspiring similar efforts for other legacy systems.
For the open hardware community, this port offers a pathway to run Oberon on freely available, customizable processors, which could facilitate educational projects, research, and hobbyist experimentation without reliance on proprietary architectures.
2Pcs Type-C USB CH32V003 Development Board Minimum System core Board for Nano RISC-V
- Development Board for Nano RISC-V: CH32V003F4U6 chip included
- Built-in 24MHz Crystal Oscillator: Ensures stable clock signal
- Powered via Type-C USB: Easy and universal power source
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background: Oberon, RISC-5, and RISC-V’s Rise
The Oberon operating system was developed in the 1980s by Niklaus Wirth and colleagues at ETH Zurich, originally designed for the RISC-5 architecture, a proprietary processor used in academic and research settings. Oberon is known for its simplicity, efficiency, and influence on modern systems programming.
In recent years, RISC-V has gained prominence as an open, extensible instruction set architecture (ISA), promoted by the open hardware movement. Its adoption has led to numerous projects porting legacy operating systems and software to RISC-V hardware, aiming to democratize access to computing resources.
The recent Show HN post marks a notable step in this trend, showing that a system as old as Oberon can be adapted for RISC-V, which is rapidly becoming a standard for open hardware development.
“This is a proof of concept that demonstrates Oberon can run on RISC-V hardware, opening doors for further development and customization.”
— the developer behind the port
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of Functionality and Future Development
It is not yet clear how fully functional the port is in terms of system stability, peripheral support, or performance. The developer has shared initial demonstrations, but comprehensive testing and documentation are still pending. It remains uncertain whether this port can support all features of the original Oberon system or be used in production environments.
Project Oberon: The Design of an Operating System and Compiler (Acm Press Books)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for Community Testing and Development
The developer plans to release more detailed documentation, source code, and instructions for building and running Oberon on RISC-V hardware. Community members are encouraged to test the port, contribute improvements, and explore potential applications. Further development could include expanding hardware support, optimizing performance, and integrating additional Oberon features.
Kocoo Milk-V Mars RISC-V Single Board Computer Startfive JH7110 (8GB RAM,Only Board)
- Compact RISC-V SBC: Credit card size with high performance
- Powerful Processor: StarFive JH7110, up to 1.5GHz
- Up to 8GB RAM: LPDDR4 memory for smooth performance
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
Is the port of Oberon to RISC-V publicly available?
The developer has shared initial demonstrations and code snippets on Show HN, but a full, official release with documentation is not yet available. Interested users should follow updates from the developer’s project page.
What hardware is needed to run Oberon on RISC-V?
Currently, the port is demonstrated on specific RISC-V development boards. Details on hardware requirements are expected in future releases or documentation from the developer.
Can this port run all features of the original Oberon system?
It is unclear at this stage whether all features, especially peripheral support and system stability, are fully functional. Testing and further development are ongoing.
Why is porting Oberon to RISC-V significant?
This move demonstrates that legacy operating systems can be adapted to open hardware architectures, preserving their relevance and expanding their accessibility beyond proprietary platforms.
What are the potential applications of Oberon on RISC-V?
Possible uses include educational projects, research, hobbyist experimentation, and open hardware development, where users can run a minimalist OS on freely available processors.
Source: hn
College move-in / dorm season Picks
dorm essentials
As an affiliate, we earn on qualifying purchases.
